360 Assembly/360 Instructions/AR

AR - Add Register - Opcode 1A


AR 2,1

The specific syntax is

AR target register, source register.
RR Instruction (2 bytes)
Byte 1 Byte 2
target register source register
(8 bits)
(4 bits)

(4 bits)

  • The first argument is a target register which value is affected by the instruction.
  • The second argument is the source value register.


The AR instruction is available on all models of the 360, 370 and z/System.


The AR instruction reads 32-bit integer value from the register specified by the second argument and adds it to the value of register specified by the first argument. The Condition Code field in the Program Status Word is changed according to the resulting value.

Condition CodesEdit

If signed integer overflow occurs, i.e. sum is not between -2**31 and 2**31-1, CC is set to 3. Otherwise, CC is set to 0, 1 or 2, if sum is equal to zero, below zero or above zero accordingly.

Exceptions and FaultsEdit

  • If signed integer overflow is detected and the bit 36 in PSW is set, operation exception occurs.

Related instructionsEdit

  • To add word value from memory, see A.
  • To add half-word value from memory, see AH.
  • To add value and set condition codes according to unsigned arithmetic, or add not most significant part of multi-word integer value, see AL or ALR.
  • To add floating-point values, see AE, AER, AD or ADR.
  • To subtract an integer value from register, see SR, S, SH, SL or SLR.
Previous Instruction
360 Assembly Instructions
Next Instruction
Previous Opcode
Next Opcode
360 Assembly Language
360 Family Introduction · Basic FAQ · 360 Family · 360 Architecture
360 Instruction Set 360 Instructions · Branch Instructions · Data Transfer Instructions · Control Flow Instructions · Arithmetic Instructions · Logic Instructions · Shift and Rotate Instructions · Other Instructions
Syntaxes and Assemblers 360 Assemblers· Pseudo Instructions
Instruction Extensions Floating Point · High-Level Languages