Wikibooks

VHDL for FPGA Design/State-Machine Design Example Serial Parity Generator

< VHDL for FPGA Design
This page may need to be reviewed for quality.
VHDL for FPGA Design

Serial Parity Generator

edit

 

State Diagram

edit

 

Simulation Waveform

edit

 

Retrieved from "https://en.wikibooks.org/wiki/VHDL_for_FPGA_Design/State-Machine_Design_Example_Serial_Parity_Generator"