Last modified on 3 January 2010, at 04:28

VHDL for FPGA Design/State-Machine Design Example Serial Parity Generator

Serial Parity GeneratorEdit

Serial parity generator.pdf

State DiagramEdit

Serial parity generator state diagram.png

Simulation WaveformEdit

Priority final.png