VHDL for FPGA Design/State-Machine Design Example Serial Parity Generator

VHDL for FPGA Design

Serial Parity Generator

Serial parity generator.pdf

State Diagram

Serial parity generator state diagram.png

Simulation Waveform

Priority final.png

Last modified on 3 January 2010, at 04:28