VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter

      VHDL for FPGA Design

      Asynchronous Counter

      VHDL Code

      State Diagram

      Asynchronous Counter.png

      Simulation Waveform

      State counter final.png

      Last modified on 3 January 2010, at 04:27