VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter

Asynchronous CounterEdit

VHDL Code

State DiagramEdit

Asynchronous Counter.png

Simulation WaveformEdit

State counter final.png

Last modified on 3 January 2010, at 04:27