File:SR (Clocked) Flip-flop Diagram.svg

Original file(SVG file, nominally 300 × 145 pixels, file size: 22 KB)

Summary

Description Gate-level Diagram of a Clocked NAND-gate SR Flip-flop
Date
Source Own Drawing in Inkscape 0.43
Author Inductiveload
Permission
(Reusing this file)
PD

Licensing

Public domain I, the copyright holder of this work, release this work into the public domain. This applies worldwide.
In some countries this may not be legally possible; if so:
I grant anyone the right to use this work for any purpose, without any conditions, unless such conditions are required by law.

Captions

Add a one-line explanation of what this file represents

Items portrayed in this file

depicts

17 June 2006

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current09:33, 6 May 2009Thumbnail for version as of 09:33, 6 May 2009300 × 145 (22 KB)InductiveloadClk -> E
01:01, 4 May 2009Thumbnail for version as of 01:01, 4 May 2009300 × 145 (22 KB)Inductiveloadchanged to nor, upgraded symbols
22:36, 17 June 2006Thumbnail for version as of 22:36, 17 June 2006350 × 200 (21 KB)Jjbeard{{Information |Description=Gate-level Diagram of a Clocked NAND-gate SR Flip-flop |Source=Own Drawing in Inkscape 0.43 |Date=17/06/06 |Author=jjbeard |Permission=PD |other_versions= }} [[

Global file usage