File:Altera-cyclone-1-fpga-Si-HD.jpg

Original file(5,744 × 5,440 pixels, file size: 18.07 MB, MIME type: image/jpeg)

Summary

Description
English: The Altera Cyclone EP1C3 is the smallest 1st generation FPGA from Altera. It has 2910 LE, 1 PLL and 58.5 kibibits of memory (13 M4K blocks, 128x36 bits each). Polysilicon level showing that each M4K block is subdivided into 2 halves (26 'rectangles' total in 2 columns). The array of logical elements is non-symmetrical. On the right side of the array in the middle is a PLL. Half of the die area is occupied by peripherals to support a variety of input-output (IO) standards.
Date
Source http://zeptobars.ru/en/read/Altera-Cyclone-EP1C3
Author ZeptoBars
Permission
(Reusing this file)
"All die-shots published on this site are licensed under a Creative Commons Attribution 3.0 Unported License." [1]

Licensing

w:en:Creative Commons
attribution
This file is licensed under the Creative Commons Attribution 3.0 Unported license.
You are free:
  • to share – to copy, distribute and transmit the work
  • to remix – to adapt the work
Under the following conditions:
  • attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
This file, which was originally posted to http://zeptobars.ru/en/read/Altera-Cyclone-EP1C3, was reviewed on 8 August 2019 by reviewer Meisam, who confirmed that it was available there under the stated license on that date.

Captions

Add a one-line explanation of what this file represents

Items portrayed in this file

depicts

25 August 2013

image/jpeg

06b7d6ccdc6b13b1a81c085cc2e7fa921d081d00

18,946,717 byte

5,440 pixel

5,744 pixel

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current12:51, 18 June 2014Thumbnail for version as of 12:51, 18 June 20145,744 × 5,440 (18.07 MB)Dhx1

The following page uses this file: